

## Challenges to ultra-low-power operation

Francis Balestra

*IMEP-Minatec, Université de Grenoble-Alpes, France*

We are facing dramatic challenges in static and dynamic power consumption of ICs, which could be overcome using disruptive devices, technologies and materials. Promising solutions includes 2D layers, transition-metal dichalcogenides (TMDs), heterostructures using strained Si, Ge and III-V thin films, multi-gates, nanowires, CNTs, tunnel FETs and NEMS.

In the field of MOSFETs, several very interesting advances have been recently shown. 3DFETs can improve sub-20 nm CMOS node performance and substantially reduce supply voltage and short channel effects. However, the traditional Si channel could be replaced by high-mobility materials in future VLSI applications. Heterogeneous 2D atomic crystals, especially TMDs, have atomically smooth surfaces without dangling bonds, no thickness fluctuations, and good mobility in CVD-deposited films. A first CMOS-compatible TMD 3D transistor technology using novel hybrid Si/MoS<sub>2</sub> channel Fin-FET and NWFET with improved  $I_{ON}$  has been demonstrated. It has also been shown that bilayer MoS<sub>2</sub> channel FETs can meet high-performance (HP) requirements down to 6.6 nm node, while low-standby-power (LSTP) requirements present significant challenges for sub-10 nm nodes. On the other hand, the high mobility and the low effective mass of WSe<sub>2</sub> enable 2D FETs for both HP and LSTP applications down to the 5 nm node. SOI topology can only sustain good electrostatics for single-layer TMDs, while double-gate topology can do so for up to three layers.

A comparative analysis of ring oscillators based on different channel materials, different spacer materials, and different transistor architectures suggests that the largest benefits of speed gain and reduction in power consumption for MOSFET architectures is achieved by switching from 7 nm Si baseline Fin-FET process to 5 nm vertical Si NWs.

In the domain of small slope switches, the TFETs seem very promising. However, so far, no one has demonstrated experimentally a TFET that has simultaneously both an  $I_{ON}$  comparable to CMOS and a subthreshold swing of less than 60 mV/decade over several decades. The highest current for which a subthreshold swing of 60 mV/decade is observed is approximately 1 nA/ $\mu$ m. A new class of electron-hole bi-layer (EHB) TFETs was proposed with parallel tunneling direction and gate electric field, which allows  $I_{ON}$  to be proportional to the gate length. Semi-classical simulations for Ge EHB-TFETs showed impressive results that later on needed to be corrected by the consideration of quantum mechanical effects and parasitic lateral tunneling, with undesirable implications for the device performance. Simulated TFETs with 2D layers using MoS<sub>2</sub>-WTe<sub>2</sub> vertical tunneling also showed very good subthreshold swing.

Finally, heterostructure TFETs realized with III-V materials have been compared by quantum simulations, showing results significantly better than reference MOSFETs [1–9].

1. Hao Lu and A. Seabaugh, *J. Electron Dev. Soc.* **2**, 44 (2014).
2. J. L. Padilla *et al.*, *Appl. Phys. Lett.* **100**, 193509 (2012).
3. Max M. Shulaker *et al.*, *Tech. Dig. IEDM* (2014), p. 812.
4. M.-C. Chen *et al.*, *Tech. Dig. IEDM* (2014), p. 808.
5. W. Cao *et al.*, *Tech. Dig. IEDM* (2014), p. 729.
6. K.-T. Lam *et al.*, *Tech. Dig. IEDM* (2014), p. 721.
7. J. Zhang *et al.*, *Tech. Dig. IEDM* (2014), p. 339.
8. M. Pala and S. Brocard, *J. Electron Dev. Soc.* (2015), doi: 10.1109/JEDS.2015.2395719
9. J. Liu *et al.*, *Tech. Dig. IEDM* (2014), p. 180.