A sharp-switching fully-depleted SOI device with high current drive

J. Wan, S. Cristoloveanu, A. Zaslavsky, and C. Le Royer IMEP–INPG/Minatec and CEA–LETI/Minatec, Grenoble and Brown University, USA

The downscaling of the MOSFET has been proceeding for several decades, enabling higher integration density, higher operation speed, and lower power consumption. However, the subthreshold swing (SS) of MOSFET is limited by the thermal diffusion to $SS \ge 60$ mV/dec at room temperature. This imposes an eventual limit on the downscaling of supply voltage V_{DD} .

Thus, sharp-switching devices, such as impact ionization MOS (I-MOS) and tunneling FET (TFET), are of great interests to achieve lower SS. Since the I-MOS operates with impact ionization, the required supply voltage V_{DD} must be several times the bandgap, which is not fully compatible with modern CMOS [1]. The TFET operates with band-to-band tunneling and while the fabrication and V_{DD} are typically CMOS-compatible, the on-state current I_{ON} has been disappointing lower than MOSFET values [2]. Other types of sharp switching devices are based on feedback between carrier flows and their injection barriers, such as feedback FET (FB-FET) [3] and field-effect diode (FED) [4]. The FB-FET achieves SS ~ 0.35 mV/dec and $I_{ON} > 10 \,\mu$ A/µm under reasonable V_{DD} , but operates with surface charge storage Q_S , which is difficult to control precisely. The FED needs no Q_S , but requires the fabrication of two adjacent front gates, which is challenging.

In this work, we demonstrate a new sharp-switching device combining the asymmetrical TFET structure [3] with the feedback operation principle. The device has an undoped channel partially covered by a single front gate, with the injection barriers created by the front and back gates, see Fig. 1(a). Figure 1(b) compares the transfer characteristics to I-MOS [2], TFET [3], and FB-FET [4]. Our device exhibits sharp switching with large $I_{ON} > 500 \,\mu A/\mu m$, and is well-suited for compact one-transistor memories.



Fig. 1. (a) Schematic view of the new device structure; (b) comparison with IMOS [2], TFET [3] and FB-FET [4].

- 1. F. Mayer, C. Le Royer, G. Le Carval, et al., Proc. ESSDERC (2006), p. 303.
- 2. F. Mayer, C. Le Royer, J. F. Damlencourt, et al., Tech. Dig. IEDM (2008), p. 163.
- 3. A. Padilla, C. W. Yeung, C. Shin, C. Hu, and T. J. K. Liu, Tech. Dig. IEDM (2008), p. 171.
- A. A. Salman, S. G. Beebe, M. Emam, M. M. Pelella, and D. E. Ioannou, *Tech. Dig. IEDM* (2006), p. 107.