

# **NANOELECTRONIC TECHNOLOGY: In Search of the Ultimate Device Structures**


**S. M. SZE**

**National Chiao Tung University  
National Nano Device Laboratories  
Hsinchu, Taiwan**

# OUTLINE

- INTRODUCTION
- EVOLUTION OF MOSFET STRUCTURES
- MAJOR ISSUES OF DEVICE SCALING
- NANOTECHNOLOGY OPTIONS AND  
ULTIMATE DEVICE
- CONCLUSION

# SEMICONDUCTOR INDUSTRY: A KEY INDUSTRY FOR 21<sup>ST</sup> CENTURY




# PROGRESS IN MICROELECTRONICS

Year	1961	1970-1971	2003	Ratio
Design Rule ( $\mu\text{m}$ )	25		0.09	270 ↓
$V_{DD}$ (V)	5		1.2	4 ↓
Wafer diameter (mm)	25		300	12 ↑
Devices per chip	6		$8 \times 10^9$	$10^9$ ↑
DRAM density (bit)	–	1k	4G	$4 \times 10^6$ ↑
Nonvolatile memory density (bit)	–	2k	2G	$10^6$ ↑
Microprocessor clock rate (Hz)	–	750k	3G	$4 \times 10^4$ ↑
Transistor shipped / year	$10^7$		$10^{18}$	$10^{11}$ ↑
Average transistor price (\$)	10		$2 \times 10^{-7}$	$5 \times 10^7$ ↓


# ITANIUM MICROPROCESSOR

( 410 Million Transistors 374 mm<sup>2</sup> 0.13μm 1.5 GHz )




# CPU MHz Trend

10 GHz CPU by 2007



# MOORE'S LAW







Patented Mar. 7, 1933

1,900,018

# UNITED STATES PATENT OFFICE

FULTUS EDGAR LILIENFELD, OF BROOKLYN, NEW YORK

DEVICE FOR CONTROLLING ELECTRIC CURRENT


Application filed March 28, 1928. Serial No. 82,371.

J. E. LILIENFELD

DEVICE FOR CONTROLLING ELECTRIC CURRENT

Filed March 28, 1928

3 Sheets-Sheet 1



# MOSFET (Metal-Oxide-Semiconductor Field Effect Transistor)



# FIRST COMMERCIAL MOSFET, 1964

## Fairchild Data Sheet for p-Channel MOSFETs

PRELIMINARY SPECIFICATIONS — OCTOBER, 1964 ■



**FI 100**

**P-CHANNEL MOS FIELD-EFFECT TRANSISTOR  
DIFFUSED SILICON PLANAR II DEVICE**

The FI100 is a Silicon Planar II (Type I) MOSFET and IGBT Transistor designed for minimum noise applications. As a channel or voltage switch, the device offers low gate voltage, high signal amplitude capability, and a high OFF to ON capacitance ratio. The MOS well is a double-etched channel formed with high-impurity ions having more rapid turn-on and gate-to-gate channel modulation. It also offers applications for applications such as surface acoustic wave devices, high speed modulators,  $2T^2$  devices, DC coupling devices, and excellent DC to high frequency modulation performance.

### ABSOLUTE MAXIMUM RATINGS (Type I)

Maximum Temperature		
Storage Temperature		-40°C to +125°C
Operating Junction Temperature		-40°C to +125°C
Maximum Power Dissipation		
This Component at 25°C Case Temperature		1.0 Watt
at 25°C Ambient Temperature		0.25 Watt
Maximum Voltage Ratings		
$V_{GS}$	Gate to Source Voltage	-10 Volts
$V_{GS}$	Gate to Drain Voltage (Type I)	-10 Volts
$V_{DS}$	Gate to Drain Voltage Threshold (Type I)	-10 Volts
$I_D$	Drain Current	-25 ma

### HANDLING INSTRUCTIONS

This component has been selected for operation at a very low level of stress ( $E_{ox}$ ) between the channel gate and channel and the gate and channel to be caused by  $E_{ox}$  and high voltage capability of  $V_{GS}$  and the gate-drain voltage capability of Type I devices. Careful attention should be taken to avoid damage to the device.


- Storage: All bare dies should be stored in a dry, clean environment.
- Testing: Care should be taken to avoid damage to the device by correct or test equipment. Excessive gate voltage should be taken to ground all welding iron tips, etc.

### PHYSICAL DIMENSIONS



P-CHANNEL MOS FIELD-EFFECT TRANSISTOR—DIFFUSED SILICON PLANAR II DEVICE


# Planar CMOS




# Planar CMOS Transistor Scaling

Today


Future




50 nm



30 nm




20 nm



15 nm



Gate Length

# Feature Size Trend




# 14 nm Gate Length CMOS

(IEDM'2002, S.27.1, p.639)



# Evolution of Device Structure





## Targets

- Ideal sub-threshold slope  
(~ 60 mV/dec at room temperature)
- High current drive
- Low off current
- Good short-channel effect control
- Non-sensitive to parameter fluctuation




# 6 nm Gate Length UTB SOI PMOS

(IEDM'2002, S.10.6, p.267)




# Issues for UTB SOI CMOS



- SCE control  $T_{\text{SOI}} \sim 1/3L_{\text{min}}$
- Parasitic S/D resistance
- Quantum confinement effect
  - V<sub>th</sub> increase
- Body thickness fluctuation
  - V<sub>th</sub> increase
  - Mobility degradation

# Quasi-planar SOI FinFET



## Advantages



- Relaxed constraint on channel thickness
- Relaxed constraint on EOT
- Improved SCE control
- Compatible with modern manufacturing steps

## Issues

- Formation and control of fine Si fins
- Formation and control of sidewall spacer
- Parasitic S/D resistance
- $V_{th}$  adjustment



# 10 nm Gate Length FinFET

(IEDM'2002, S.10.2, p.251)



# 10 nm Gate Length FinFET


(IEDM'2002, S.10.2, p.251)




# Major Issues for Device Scaling

- **Leakage Currents**
  - Tunneling currents from gate to channel, body to drain, and source to drain
  - Thermally generated subthreshold channel current
- **Fluctuation effects**
  - Line edge roughness
  - Film thickness control ( channel and gate dielectric )
  - Dopant distribution
- **Power Consumption**

# MOSFET EFFECTIVE DIELECTRIC THICKNESS




# Transistor $I_{OFF}$ Leakage Trend






# Fluctuation Effects


Line width



Dopant concentration




Film Thickness




# Power Density Will Get Even Worse


(Andrew S. Grove, Luncheon Talk in IEDM'02)




# Nanoelectronic Devices Options



Carbon Nanotube (CNT)



Molecular Devices



Single electron transistor (SET)


**Which can replace Si CMOS?**

**Targets:**


Lower cost

Less power consumption

Higher performance



Spintronics



DNA IC

# Requirements for Nanotechnology Options


- Feature size  $< 10$  nm
- High energy conversion efficiency
- High speed
- Room temperature operation
- Good stability, uniformity and reliability

# NANOTECHNOLOGY OPTIONS


- **Carbon-nanotube FET**
  - difficulty of forming low resistance contact
  - difficulty in forming nanotubes with the desired physical features
  - how to position nanotubes in a given position in a cost-effective way
- **Molecular Devices**
  - limitation in operating temperature
  - difficulty in making contact to individual molecules
- **Quantum-dot Cellular Automata (Single-electron Parametron)**
  - limitation in operating temperatures
  - sensitivity to random background charge
  - slow speed
  - difficulty in transmitting signals across larger intra-die distances

# The Ultimate MOS Transistor


(Y. Taur, in short course program of IEDM'01)



(ITRS'2001, 2016, 25 nm-node, physical gate length for MPU: 9 nm)




(a)



(b)

# MEMORY DENSITY OF DRAM AND SET






# APPLICATIONS AT THE SCALING LIMIT

Application	Memory	Comp. Rate	Power / DSP	Si Area
	(GB)	(GIPS)	(W)	(cm <sup>2</sup> )
Speech recognition ( to text)	0.01-0.1	0.1-1	0.001	0.1
Real time language translation	0.1	1-10	0.01	0.2
Video encoding, very high res. (1920 ×1200, 30 fps)	0.01	20-200	0.2	0.6
2-way video wrist watch	0.01	0.05	0.0002	0.01
PDA	0.1	1-10	0.01	0.2
Factoring 512 bit numbers	1	4000	10	40
Deep Blue chess	3	10000	3	100
QM -based device simulation <sup>+</sup>	10	100	30	15
PetaFLOPS computing challenges <sup>+</sup>	3×10 <sup>4</sup>	10 <sup>6</sup>	10 <sup>6</sup>	5×10 <sup>4</sup>

<sup>+</sup> Power based on general-purpose processor applications instead of DSP



# CONCLUSION

- Major issues for device scaling are leakage currents, fluctuation effects, and power consumption
- The double-gate SOI MOSFET is a promising candidate for the ultimate device structure, its gate length can be scaled down to 10 nm
- There are numerous applications of MOSFET at the scaling limit ( around 2015 ) , and silicon technology is expected to continue as the most powerful driver of the Information Age