

---

# Contents

Preface .....	xvii
---------------	------

---

## Part I Background

<b>1 Introduction .....</b>	<b>3</b>
1.1 Brief History .....	4
1.1.1 The Transistor .....	4
1.1.2 Integrated Circuit .....	8
1.2 More Moore and More Than Moore .....	12
1.3 Review of IC Design Objectives .....	15
1.4 Book Organization .....	16
<b>2 Technology Scaling .....</b>	<b>25</b>
2.1 Device Scaling .....	27
2.1.1 MOS Device Operation .....	29
2.1.2 Constant Electric Field Scaling .....	31
2.1.3 Constant Voltage Scaling .....	37
2.1.4 Comparison Between Device Scaling Scenarios .....	40
2.2 Small Geometry Effects .....	41
2.2.1 Threshold Voltage ( $V_t$ ) Roll-Off .....	42
2.2.2 Drain-Induced Barrier Lowering .....	44
2.2.3 Velocity Saturation .....	46
2.2.4 Mobility Degradation .....	47
2.3 Device Enhancements .....	48
2.3.1 Nonuniform Channel Doping .....	49
2.3.2 Strain Engineering .....	50
2.3.3 Combining High-K + Metal Gate Structures .....	51
2.3.4 Multiple Gate Devices .....	52
2.4 Interconnect Scaling .....	54
2.4.1 Global versus Local Interconnects .....	55
2.4.2 Ideal Scaling .....	58
2.4.3 More Realistic Scaling Scenarios .....	60
2.4.4 Comparison Between Interconnect Scaling Scenarios .....	64
2.5 Interconnect Enhancements .....	65
2.5.1 Ultra-Low-K Dielectric Material .....	66
2.5.2 Three-Dimensional Integration .....	68

## viii Contents

2.5.3	On-Chip Optical Interconnect .....	75
2.5.4	Carbon Based On-Chip Interconnect .....	77
2.6	Chapter Summary .....	80

## Part II Interconnect Networks

3	Interconnect Modeling and Extraction .....	91
3.1	Interconnect Design Criteria .....	92
3.1.1	Latency .....	93
3.1.2	Bandwidth .....	94
3.1.3	Noise .....	96
3.1.4	Power Dissipation .....	97
3.1.5	Physical Area .....	98
3.2	Interconnect Capacitance .....	99
3.2.1	Components of Interconnect Capacitance .....	99
3.2.2	Interconnect Capacitance Extraction .....	102
3.3	Interconnect Resistance .....	105
3.3.1	Copper Resistivity .....	107
3.3.2	Interconnect Resistance Extraction ...	113
3.4	Interconnect Inductance .....	116
3.4.1	Definitions of Inductance .....	116
3.4.2	Frequency Dependence of Inductance .....	120
3.4.3	When Is On-Chip Inductance Important? .....	123
3.4.4	Interconnect Inductance Extraction Process .....	125
3.5	Chapter Summary .....	130
<b>4</b>	<b>Signal Propagation Analysis .....</b>	<b>135</b>
4.1	Lumped Versus Distributed Models .....	136
4.1.1	Lumped Model .....	136
4.1.2	Distributed Transmission Line Model .....	137
4.1.3	Lumped Representation of Distributed Interconnects .....	142
4.1.4	Determining the Highest Frequency of Interest .....	144
4.1.5	Closed-Form Solutions .....	147
4.2	Model Order Reduction .....	149
4.2.1	Elmore Delay for RC Lines .....	151
4.2.2	Wyatt Approximation .....	154

**Contents ix**

4.2.3	Bounds on Delay: Penfield-Rubinstein Algorithm .....	155
4.2.4	Moment Matching .....	164
4.2.5	Asymptotic Waveform Evaluation ...	168
4.2.6	Calculating the Moments of an <i>RLC</i> Tree .....	172
4.2.7	Advantages and Limitations of AWE .....	174
4.2.8	Direct Truncation of the Transfer Function (DTT) .....	176
4.2.9	Elmore Delay for <i>RLC</i> Lines .....	177
4.2.10	Krylov-Subspace Techniques .....	181
4.3	Chapter Summary .....	183
<b>5</b>	<b>Interconnect Coupling Noise .....</b>	<b>187</b>
5.1	Active and Passive Device Noise .....	189
5.1.1	Thermal Noise .....	189
5.1.2	Shot Noise .....	189
5.1.3	Flicker Noise .....	190
5.2	Capacitive Coupling Noise .....	191
5.2.1	Scaling Characteristics of Coupling Capacitance .....	191
5.2.2	Dependence of Coupling Capacitance on Switching Activity .....	192
5.2.3	Models of Capacitively Coupled Noise .....	194
5.3	Inductive Coupling Noise .....	196
5.4	Bus Structured Interconnects .....	200
5.5	Effects of Coupling Noise .....	201
5.5.1	Functional Failure .....	201
5.5.2	Glitch Power Consumption .....	205
5.5.3	Increased Delay Uncertainty .....	206
5.6	Chapter Summary .....	209
<b>6</b>	<b>Global Signaling .....</b>	<b>211</b>
6.1	Interconnect Topology Optimization .....	211
6.1.1	Constructing an Interconnect Tree ...	212
6.1.2	Wire Sizing, Spacing, and Shaping ...	213
6.2	Circuit Level Signaling .....	216
6.2.1	Capacitive Load: Tapered Buffer Design .....	217
6.2.2	Exponential Tapering Factor .....	219
6.2.3	Improvements Over Exponential Tapering Factor .....	221
6.2.4	Resistive Load: Repeater Insertion in <i>RC</i> Lines .....	223

## X Contents

6.2.5	Optimum Number and Size of Repeaters .....	224
6.2.6	Inductive Load: Repeater Insertion in RLC Lines .....	226
6.2.7	Repeater Insertion in Tree Structured Interconnect .....	228
6.2.8	Repeater Insertion to Reduce Coupling Noise .....	230
6.2.9	Shield Insertion .....	230
6.2.10	Gate Sizing .....	233
6.2.11	Signal Rerouting and Wire Reordering .....	234
6.3	Tradeoffs in Global Signaling .....	236
6.4	Chapter Summary .....	238

---

## Part III Power Management

<b>7</b>	<b>Power Generation .....</b>	<b>245</b>
7.1	Characteristics of Voltage Regulators .....	247
7.1.1	Regulation Efficiency .....	247
7.1.2	Energy Efficiency .....	249
7.2	Linear Regulators .....	250
7.2.1	General Characteristics .....	250
7.2.2	Low-Dropout Voltage Regulator .....	252
7.2.3	Tradeoffs in LDO Regulators .....	253
7.3	Switched-Capacitor Converters .....	258
7.3.1	General Characteristics .....	258
7.3.2	Energy Efficiency .....	260
7.4	Switching DC-DC Converters .....	263
7.4.1	General Characteristics .....	264
7.4.2	Buck Converter .....	265
7.4.3	Voltage Ripple .....	268
7.4.4	Energy Efficiency .....	271
7.5	Comparison of Voltage Regulators .....	276
7.6	On-Chip Power Converters .....	277
7.6.1	Opportunities .....	278
7.6.2	Challenges .....	280
7.7	Chapter Summary .....	282
<b>8</b>	<b>Power Distribution Networks .....</b>	<b>289</b>
8.1	Power Delivery and Power Supply Noise .....	290
8.1.1	Power Supply Noise .....	290
8.1.2	Effects of Power Supply Noise .....	293
8.1.3	Scaling Trends of Power Supply Noise .....	299

**Contents xi**

8.1.4	Power and Ground Distribution Systems .....	307
8.2	On-Chip Power Distribution Architectures ...	310
8.2.1	Routed Networks .....	310
8.2.2	Irregular Mesh Structured Networks .....	311
8.2.3	Regular Grid Structured Networks ...	312
8.2.4	Power and Ground Planes .....	314
8.2.5	Cascaded Power and Ground Rings .....	314
8.2.6	Hybrid Power and Ground Networks	315
8.3	Output Impedance Characteristics .....	316
8.3.1	Target Impedance .....	316
8.3.2	Decoupling Capacitance and Resonance .....	318
8.3.3	Types of On-Chip Decoupling Capacitors .....	323
8.3.4	Dependence of Impedance on Power Grid Type .....	332
8.4	Chapter Summary .....	334
9	<b>Computer-Aided Design and Analysis</b> .....	341
9.1	Design Flow for On-Chip Power Networks ..	341
9.1.1	Pre-Floorplan Stage .....	343
9.1.2	Post-Floorplan Stage .....	343
9.1.3	Post-Layout Stage .....	345
9.2	Modeling <i>RLC</i> Impedance .....	346
9.3	Estimating Decoupling Capacitance .....	347
9.3.1	Analytic Technique .....	347
9.3.2	Simulation Based Technique .....	348
9.4	Characterizing the Load Circuit .....	349
9.4.1	Utilizing Passive Devices .....	349
9.4.2	Utilizing Piecewise Linear Current Sources .....	350
9.4.3	Dependence on Input Switching Pattern .....	351
9.5	On-Chip Power/Ground Noise Analysis .....	352
9.5.1	Static Analysis .....	356
9.5.2	Dynamic Analysis .....	356
9.5.3	Hierarchical Analysis .....	358
9.5.4	Statistical Analysis .....	361
9.6	Chapter Summary .....	364
10	<b>Techniques to Reduce Power Supply Noise</b> .....	367
10.1	Noise Reduction at the Circuit Level .....	367
10.1.1	Topology and Wire Width Optimization .....	367

## xii Contents

10.1.2	Decoupling Capacitor Placement .....	369
10.1.3	Exploiting the Damping Factor .....	374
10.1.4	Skew and Slew Rate Control .....	375
10.1.5	Opposite Phase Clock Tree .....	376
10.1.6	Spread Spectrum Clock Generation ...	378
10.2	Noise Reduction at System Level .....	379
10.2.1	Power Supply Noise Aware Floorplanning .....	379
10.2.2	Package and Board Characteristics ...	381
10.2.3	Asynchronous Circuit Design .....	382
10.3	Chapter Summary .....	383
<b>11</b>	<b>Power Dissipation .....</b>	<b>387</b>
11.1	Transient Power Consumption .....	389
11.1.1	Dynamic Power .....	389
11.1.2	Short-Circuit Power .....	393
11.2	Static Power Consumption .....	398
11.2.1	Reverse Biased p-n Junction Leakage Current .....	399
11.2.2	Subthreshold Leakage Current .....	400
11.2.3	Modeling Subthreshold Current ....	401
11.2.4	Subthreshold Slope .....	402
11.2.5	Gate Oxide Tunneling Leakage Current .....	405
11.2.6	Gate Leakage Current Characteristics .....	407
11.2.7	High Permittivity Gate Dielectric Materials .....	409
11.2.8	High Permittivity Dielectric and Metal Gate .....	411
11.2.9	DC Power .....	412
11.3	Chapter Summary .....	413

---

## Part IV Synchronization

<b>12</b>	<b>Synchronization Theory and Tradeoffs .....</b>	<b>421</b>
12.1	Classification of Boolean Signals .....	422
12.1.1	Isochronous versus Anisochronous Signals .....	423
12.1.2	Synchronous versus Asynchronous Signals .....	424
12.2	Fully Synchronous Circuit Operation .....	425
12.2.1	Timing Relationship .....	426
12.2.2	Advantages .....	428
12.2.3	Limitations .....	428

**Contents** **xiii**

12.3	Self-Timed Circuit Operation .....	430
12.3.1	Timing Relationship .....	432
12.3.2	Advantages .....	434
12.3.3	Limitations .....	436
12.3.4	Fully Synchronous versus Self-Timed Systems .....	437
12.4	GALS Circuit Operation .....	438
12.4.1	Synchronizers in GALS Systems .....	441
12.4.2	Advantages .....	442
12.4.3	Limitations .....	442
12.5	Chapter Summary .....	444
<b>13</b>	<b>On-Chip Clock Generation .....</b>	<b>449</b>
13.1	Ring Oscillators .....	450
13.1.1	Frequency Stability in Ring Oscillators .....	452
13.1.2	Multiphase Clock Generation .....	454
13.2	Crystal Oscillators .....	456
13.2.1	Crystal Resonator .....	457
13.2.2	Standard Crystal Oscillator .....	460
13.2.3	Pierce Oscillator .....	461
13.3	Phase-Locked Loops .....	463
13.3.1	PLLs in Digital Systems .....	464
13.3.2	System Level Characteristics .....	468
13.3.3	Phase Detector (PD) .....	473
13.3.4	Phase-Frequency Detector .....	476
13.3.5	Charge Pump .....	480
13.3.6	Loop Filter .....	485
13.3.7	Voltage-Controlled Oscillator .....	487
13.3.8	Frequency Response and PLL Loop Dynamics .....	495
13.4	Delay-Locked Loops .....	502
13.4.1	Operating Principle .....	502
13.4.2	Advantages .....	503
13.4.3	Frequency Response .....	504
13.4.4	Limitations .....	505
13.5	Chapter Summary .....	507
<b>14</b>	<b>Synchronous System Characteristics .....</b>	<b>517</b>
14.1	Delay Components of a Data Path .....	518
14.1.1	Minimum Clock Period .....	518
14.1.2	Race Condition .....	519
14.2	Setup-Hold Times of a Register .....	520
14.3	Setup-Hold Time Characterization .....	521
14.3.1	Independent Setup-Hold Time Characterization .....	522

**xiv** **Contents**

14.3.2	Interdependent Setup-Hold Time Characterization .....	524
14.4	Example of a Local Data Path .....	528
14.5	Clock Skew .....	528
14.5.1	Definition of Clock Skew .....	529
14.6	Timing Constraints .....	531
14.6.1	Timing Constraint for Long Data Paths .....	531
14.6.2	Timing Constraint for Short Data Paths .....	533
14.7	Enhancing Synchronous Performance .....	535
14.7.1	Example of Localized Negative Clock Skew .....	535
14.8	Chapter Summary .....	537
<b>15</b>	<b>On-Chip Clock Distribution .....</b>	<b>541</b>
15.1	Clock Distribution Design .....	542
15.1.1	Buffered Clock Distribution Trees ....	543
15.1.2	Symmetric H-Tree Clock Distribution Networks .....	546
15.1.3	Compensation Techniques for Controlling Clock Skew .....	548
15.1.4	Design of Low Power Clock Distribution Networks .....	551
15.2	Automated Layout and Synthesis .....	553
15.2.1	Automated Clock Distribution Layout .....	553
15.2.2	Automated Clock Distribution Synthesis .....	555
15.2.3	Retiming .....	556
15.3	Analysis and Modeling .....	557
15.3.1	Process Insensitive Clock Distribution Networks .....	558
15.3.2	Models for Estimating Clock Skew ...	561
15.4	Clock Skew Scheduling .....	562
15.4.1	Off-Chip Clock Skew .....	564
15.4.2	Global and Local Timing Constraints .....	565
15.4.3	Example .....	566
15.5	Industrial Clock Distribution Networks .....	567
15.5.1	The Bell Telephone WE32100 32-Bit Microprocessor .....	567
15.5.2	The DEC/Compaq 64-Bit Alpha Microprocessor .....	568

**Contents XV**

15.5.3	8 Bit $\times$ 8 Bit Pipelined Multiplier .....	572
15.5.4	The Intel IA-64 Microprocessor .....	574
15.6	Chapter Summary .....	576

---

**Part V Substrate-Aware Design**

16	<b>Substrate Noise in Mixed-Signal Systems</b> .....	585
16.1	Switching Noise Coupling Mechanisms .....	586
16.1.1	Interconnect Coupling .....	587
16.1.2	Substrate Coupling .....	588
16.1.3	Substrate Noise Injection Mechanisms .....	590
16.2	Computer-Aided Design and Analysis .....	593
16.2.1	Substrate Extraction Techniques .....	593
16.2.2	Compact Substrate Models .....	597
16.2.3	High Level Substrate Noise Analysis .....	600
16.3	Effects of Substrate Noise .....	605
16.3.1	Low Noise Amplifier .....	606
16.3.2	Phase-Locked Loop .....	606
16.3.3	Sigma-Delta Data Converter .....	608
16.4	Chapter Summary .....	610
17	<b>Techniques to Reduce Substrate Noise</b> .....	613
17.1	Noise Reduction at the Circuit Level .....	614
17.1.1	Biasing Methodologies .....	614
17.1.2	Differential Signaling .....	618
17.2	Noise Reduction at the Physical Level .....	619
17.2.1	Physical Separation .....	619
17.2.2	Guard Rings .....	620
17.3	Noise Reduction at the Technology Level .....	623
17.3.1	Deep N-Well Isolation .....	624
17.3.2	Silicon-on-Insulator Technology .....	625
17.4	Chapter Summary .....	628
	<b>Conclusions and Final Remarks</b> .....	631
	<b>Bibliography</b> .....	635
	<b>Index</b> .....	681