

Methodology to Determine Dominant Noise Source in a System-On-Chip Based Implantable Device

Zhihua Gan, Emre Salman, and Milutin Stanaćević
 Department of Electrical and Computer Engineering
 Stony Brook University, New York 11794
 [zgan, emre, milutin]@ece.sunysb.edu

Abstract—In a mixed-signal environment, a challenging issue during the design process of analog circuits is the evaluation of the dominant noise source. A fair comparison of intrinsic (device) noise with induced (switching) noise is highly important to enhance design constraints such as input sensitivity and signal-to-noise ratio. A methodology and analysis flow are proposed to quantify and compare input-referred device noise with input-referred switching noise in a system-on-chip based implantable device, where input sensitivity is a critical design constraint. It is demonstrated that switching noise due to substrate coupling is approximately 30 dB higher than device noise in the frequency range of interest.

I. INTRODUCTION

Noise analysis is a primary concern in heterogeneous mixed-signal circuits due to high sensitivity of the analog/RF blocks [1]. Electrical noise in integrated circuits is typically categorized in two domains: (1) induced (also referred to as switching) noise due to high switching activity of the digital blocks and (2) intrinsic (also referred to as device) noise due to active and passive devices [2]. Primary device noise sources include thermal [3], flicker [4], and shot noise [5]. Alternatively, substrate is the primary medium for the switching noise to propagate throughout the die and couple to the sensitive transistors [6].

Accurate identification of the dominant noise source is highly important to enhance design objectives. In the existing work, *ad-hoc* techniques and coarse assumptions are typically utilized to determine the dominant noise source [7], [8]. A methodology is introduced in this paper to quantify different noise sources and compare intrinsic and induced noise in the frequency domain. An implantable potentiostat that monitors neurochemical activity is utilized as the mixed-signal system-on-chip [9]. A potentiostat measures the redox current, which is typically in the range of picoamperes. Due to this extremely small current magnitude, input sensitivity is a critical design objective. Input-referred noise should be reduced to enhance signal-to-noise ratio, thereby increasing input sensitivity. An analysis flow is proposed in this paper to quantify the contribution of both device and switching noise to the overall input-referred current noise.

The rest of the paper is organized as follows. Operation of an implantable potentiostat is summarized in Section II. The proposed analysis flow to determine the dominant input-referred noise is described in Section III. The paper is concluded in Section IV.




Fig. 1. System level diagram of a single channel of the potentiostat.

II. POTENTIOSTAT ARRAY ARCHITECTURE

A 16-channel potentiostat, integrated with microfabricated sensor array, is used for real time and sensitive detection of neurotransmitter concentration [9], [10]. This potentiostat array measures the redox current proportional to the concentration of electroactive neurotransmitters, while keeping the potential of the sensor electrode at specific redox potential [11]. The detection of the neurotransmitters is critical for neural pathways and the etiology of neurological diseases like epilepsy and stroke. The primary challenges in the design process of a potentiostat are high input sensitivity and wide dynamic range. Input-referred noise should be minimized to enhance these design objectives. It is therefore of primary importance to identify the dominant component of the input-referred noise.

A single channel of a potentiostat consists of a first order single-bit delta-sigma modulator as the analog-to-digital converter, a counter for decimation, and a shift register, as depicted in Fig. 1. The delta-sigma modulator consists of a current integrator, comparator, and switched-current 1-bit digital-to-analog converter in the feedback loop. Sense amplifier in the current integrator is the primary victim block that is highly sensitive to both induced and intrinsic noise. Alternatively, the counter is the primary aggressor that generates high switching noise. Note that the sense amplifier is a single stage cascode amplifier with feedback designed in 0.5 μm CMOS technology, as described in the following section.

III. PROPOSED NOISE ANALYSIS FLOW

The analysis methodology for *input-referred switching noise* and *input-referred device noise* are described, respectively, in Sections III-A and III-B.




Fig. 2. Conceptual representation of the overall model to analyze noise profile at the bulk nodes of the victim transistors.

A. Input-referred Switching Noise Analysis

The switching noise generated by the counter (aggressor) propagates throughout the substrate and reaches the bulk nodes of the N-MOS transistors in the sense amplifier. Thus, the first step in quantifying the input-referred switching noise is to determine the switching noise profile at the bulk node of these transistors. This step is achieved by discretizing the physical structure of the substrate into unit cells and modeling each unit cell with lumped parasitic impedances, as further described in [12]. The overall network is then simulated to determine noise profiles at the bulk nodes. Also referred to as three-dimensional transmission line matrix method (3D-TLM) [13], the accuracy of this technique has been previously verified by comparing the results with 3-D field solvers [14] and experimental data [15]. A conceptual representation of the overall model (based on 3D-TLM) to determine the switching noise profile at the bulk nodes is depicted in Fig. 2. Details of this step are described in [12]. The primary purpose of

this paper is to transfer this voltage noise to the input node as current noise, and compare the result with input-referred device noise, thereby identifying the dominant noise source as a function of frequency.

The noise profile V_{swi} obtained in the first step is illustrated in Fig. 3 in both time and frequency domains. The peak noise is in the range of five to ten millivolts whereas the RMS noise is approximately $230 \mu\text{V}$. The switching noise spectrum at the bulk node is transferred to the input stage of the sense amplifier by utilizing two transfer functions V_{out}/V_{bulk} and V_{out}/I_{in} ,

$$\text{Input-referred switching current noise} = \frac{V_{out}/V_{bulk}}{V_{out}/I_{in}} \times V_{swi}(\omega). \quad (1)$$

Referring to the schematic of the sense amplifier shown in Fig. 4, V_{out} is the output voltage, V_{bulk} is the voltage at the bulk nodes of M_1 and M_2 , and I_{in} is the input current. $C_1=1 \text{ pF}$ represents the capacitance of the sensor that the input of the sense amplifier is connected to. The feedback loop consists of $C_2=1 \text{ pF}$ and $R_1=1 \text{ G}\Omega$. Note that R_1 is required to ensure a proper DC operating point. Finally, $C_L=1 \text{ pF}$ is the output load capacitance.

The aforementioned transfer functions are quantitatively obtained. From a small signal analysis, the first transfer function V_{out}/V_{bulk} is

$$\left(\frac{V_{out}}{V_{bulk}}\right) = L \times \frac{\left(1 + \frac{s}{\omega_{z1}}\right) + \left(1 + \frac{s}{\omega_{z2}}\right) + \dots + \left(1 + \frac{s}{\omega_{zn}}\right)}{\left(1 + \frac{s}{\omega_{p1}}\right) + \left(1 + \frac{s}{\omega_{p2}}\right) + \dots + \left(1 + \frac{s}{\omega_{pn}}\right)}, \quad (2)$$

where ω_{z1} to ω_{zn} are the magnitude of zeros and ω_{p1} to ω_{pn} are the magnitude of poles. L is the low frequency transfer function from the output node to the bulk nodes of the N-MOS transistors,

$$L = \frac{g_{mb1}r_{o2}(Z_1 + Z_2)a - g_{mb1}ac(Z_1 + Z_2) - g_{mb2}r_{o2}(Z_1 + Z_2)a}{(Z_1 + Z_2)c + g_{m1}Z_1ac + ac + (Z_1 + Z_2)a - g_{m1}Z_1r_{o2}a}, \quad (3)$$

where

$$Z_1 = 1/C_1s, \quad (4)$$





Fig. 3. Switching noise profile at the bulk of N-MOS transistors: (a) time domain, (b) frequency domain.




Fig. 4. Schematic of the sense amplifier where switching noise at the bulk nodes is illustrated.

$$Z_2 = R_1 \parallel \frac{1}{C_2 s}, \quad (5)$$

$$a = r_{o3} + r_{o4} + g_{m3} r_{o3} r_{o4}, \quad (6)$$

$$b = r_{o1} + r_{o2} + g_{m2} r_{o1} r_{o2}, \quad (7)$$

$$c = r_{o1} + r_{o2} + g_{m2} r_{o1} r_{o2} + g_{mb2} r_{o1} r_{o2}. \quad (8)$$

g_m and g_{mb} are, respectively, the transconductance of the gate and bulk nodes of the transistor, r_o is the channel resistance.

Similarly, the second transfer function V_{out}/I_{in} is

$$\frac{V_{out}}{I_{in}} = \frac{R_1 \times A(\omega)}{[A(\omega) - 1] + [R_1 C_2 A(\omega) - R_1 C_1 - R_1 C_2] s}, \quad (9)$$

where $A(\omega)$ is the open loop gain of the cascode amplifier. To demonstrate the accuracy of this technique, input-referred switching noise obtained from (1) is compared with simulation results in Fig. 5. Note that the noise source at the bulk nodes is the same in both cases, as depicted in Fig. 3. As illustrated in Fig. 5, the analytic equations closely match the simulation results, demonstrating the accuracy of the transfer functions (2) and (9). The frequency spectrum of the input-referred switching noise due to digital activity is therefore accurately estimated.

B. Input-Referred Device Noise Analysis

The second step in identifying the dominant noise source is to analyze the input-referred device noise. The same circuit shown in Fig. 4 is used for the device noise analysis. The switching noise source $V_{swi}(\omega)$ at the bulk nodes is removed, and a current source $I_{device}(\omega)$ is placed between the drain and source of each transistor as well as across the feedback resistance to model the thermal noise. The power spectral density of the thermal noise of the MOS transistors is [16],

$$I_{device}^2 = 4KT\gamma g_m, \quad (10)$$




Fig. 5. Comparison of the input-referred switching noise obtained by (1) with simulation results.

where K is Boltzmann's constant, T is temperature in Kelvin, γ is thermal noise coefficient, and g_m is the drain-to-source transconductance when $V_{DS} = 0$. Note that only thermal noise is considered in this analysis since the flicker noise is negligible in the frequency range of interest. The input-referred current noise is determined by transferring the noise sources to the input node through the frequency dependent transfer functions,

$$\text{Input-referred device current noise} = \frac{V_{out}/I_s}{V_{out}/I_{in}} \times I_{device}(\omega), \quad (11)$$

where I_s is the AC current source between drain and source of each transistor. Note that the noise due to the feedback resistance is separately analyzed, as described later in this section. The general structure of $(V_{out}/I_s)_m$ for each transistor m is

$$\left(\frac{V_{out}}{I_s}\right)_m = K_m \times \frac{(1 + \frac{s}{\omega_{z1}^m}) + (1 + \frac{s}{\omega_{z2}^m}) + \dots + (1 + \frac{s}{\omega_{zn}^m})}{(1 + \frac{s}{\omega_{p1}^m}) + (1 + \frac{s}{\omega_{p2}^m}) + \dots + (1 + \frac{s}{\omega_{pn}^m})}, \quad (12)$$

where ω_{z1}^m to ω_{zn}^m and ω_{p1}^m to ω_{pn}^m are, respectively, the magnitude of zeros and poles. K_m is the transfer function V_{out}/I_s at low frequency. Note that both the location of poles/zeros and K_m are different for each transistor. The value of K_m for M_1 , M_2 , M_3 , and M_4 , are, respectively,

$$K_1 = \frac{V_{out}}{I_{s1}} = \frac{a(Z_1 + Z_2)(b - r_{o2})}{(Z_1 + Z_2)(-b - a) - ab - g_{m1} Z_1 ab + g_{m1} Z_1 r_{o2} a}, \quad (13)$$

$$K_2 = \frac{V_{out}}{I_{s2}} = \frac{a(Z_1 + Z_2)r_{o2}}{(Z_1 + Z_2)(-b - a) - ab - g_{m1} Z_1 ab + g_{m1} Z_1 r_{o2} a}, \quad (14)$$

$$K_3 = \frac{V_{out}}{I_{s3}} = \frac{b(Z_1 + Z_2)r_{o3}}{(Z_1 + Z_2)(a + b) + ab + g_{m1} Z_1 ab - g_{m1} Z_1 r_{o2} a}, \quad (15)$$

$$K_4 = \frac{V_{out}}{I_{s4}} = \frac{b(Z_1 + Z_2)(a - r_{o3})}{(Z_1 + Z_2)(a + b) + ab + g_{m1} Z_1 ab - g_{m1} Z_1 r_{o2} a}, \quad (16)$$




Fig. 6. Comparison of calculated and simulated input-referred device noise.

where Z_1 , Z_2 , a , and b are given, respectively, by (4), (5), (6), and (7). Utilizing these expressions, the power spectral density $V_{out,noi}^2$ of the device noise at the output node due to four MOS transistors is

$$V_{out,noi}^2 = [I_{device}^1 \times (\frac{V_{out}}{I_s})_1]^2 + \dots + [I_{device}^4 \times (\frac{V_{out}}{I_s})_4]^2. \quad (17)$$

According to (11), once the overall noise at the output is obtained, the RMS result is divided by (9), *i.e.*, V_{out}/I_{in} , to determine input-referred current noise due to transistors.

Finally, the thermal noise of the feedback resistance R_1 is modeled as a current noise source $4KT/R_1$ in parallel with R_1 . According to Blakesley's theorem [17], the spectral density of this noise remains the same at the input. Thus, the overall input-referred current noise due to both active and passive devices is

$$I_{noi}^2 = I_{n,cascode}^2 + \frac{4KT}{R_1}. \quad (18)$$

To demonstrate the accuracy of these expressions, input-referred current noise obtained by (12) or (18) is compared with the noise simulations performed by Spectre. As depicted in Fig. 6, the analytic data closely match the simulation results. Specifically, the device noise at the input is flat at -287 dB until approximately 10 KHz. Beyond this frequency, the noise starts to increase until approximately 100 MHz, and remains constant at -233 dB.

C. Comparison

As mentioned previously, input-referred current noise is a critical parameter for an implantable potentiostat designed to sense neurotransmitter concentration. Since a lower noise at the input increases the sensitivity of the device, it is highly desirable to identify the dominant noise source. The overall input-referred switching noise due to digital activity and input-referred device noise due to both active and passive devices are compared in Fig. 7. As illustrated in this figure, at low frequencies, switching noise dominates device noise, where the difference is approximately 40 dB. As the frequency is increased, this difference is initially reduced to approximately 20 dB at 10 MHz. As the frequency increases further, however, switching noise increases whereas device noise remains constant. This




Fig. 7. Comparison of input-referred switching noise and input-referred device noise in the sense amplifier of the potentiostat.

result is accurate until approximately 1 GHz, beyond which switching noise starts to decrease. According to this analysis, switching noise dominates device noise within the frequency range of interest. Thus, to increase the input sensitivity of the implantable device, the counter (primary digital block with high switching activity) should be sufficiently isolated from the sense amplifier (primary victim block). Note that the switching noise analysis is performed when the counter and sense amplifier have separate power/ground networks. Substrate, however, remains as the primary medium for the transmission of switching noise. The noise that couples to the bulk nodes of the transistors significantly contributes to the input-referred current noise.

IV. CONCLUSION

An analysis flow has been proposed to identify the dominant noise source at the input node of an implantable potentiostat where input sensitivity is a primary design objective. Both induced (switching) and inherent (device) noise have been analyzed. The accuracy of the proposed analytic expressions has been evaluated by comparing the results with transistor-level simulations in Spectre. Sufficient accuracy for both input-referred induced and inherent noise has been demonstrated. According to the comparison, within the frequency range of interest, input-referred current noise is dominated by the switching noise that propagates throughout the substrate and reaches the bulk nodes of the transistors rather than the thermal noise. Thus, to increase input sensitivity of the implantable device, efficient substrate noise isolation techniques should be developed.

REFERENCES

- [1] S. Kiaei, D. J. Allstot, K. Hansen, and N. K. Verghese, "Noise Considerations for Mixed-signal RF IC Transceivers," *ACM J. Wireless Networks*, Vol. 4, No. 1, pp. 41–53, January 1998.
- [2] E. Salman, *Switching Noise and Timing Characteristics in Nanoscale Integrated Circuits*, Ph.D. thesis, University of Rochester, May 2009.
- [3] A. van der Ziel, "Thermal Noise in Field-Effect Transistors," *Proceedings of the IRE*, Vol. 50, No. 8, pp. 1808–1812, August 1962.
- [4] Y. Nemirovsky, I. Brouk, and C. G. Jakobson, "1/f Noise in CMOS Transistors for Analog Applications," *IEEE Transactions on Electron Devices*, Vol. 48, No. 5, pp. 921–927, May 2001.

- [5] A. van der Ziel, "Theory of Shot Noise in Junction Diodes and Junction Transistors," *Proceedings of the IRE*, Vol. 43, No. 11, pp. 1639–1646, 1955.
- [6] D. K. Su, M. J. Loinaz, S. Masui, and B. A. Wooley, "Experimental Results and Modeling Techniques for Substrate Noise in Mixed-signal Integrated Circuits," *IEEE Journal of Solid-State Circuits*, Vol. 28, No. 4, pp. 420–430, April 1993.
- [7] P. R. Gray and R. G. Meyer, "MOS Operational Amplifier Design- a Tutorial Overview," *IEEE Journal of Solid-State Circuits*, Vol. 17, No. 6, pp. 969–982, December 1982.
- [8] E. F. Tsakas and A. N. Birbas, "Noise Optimisation for the Design of a Reliable High Speed X-ray Readout Integrated Circuit," *Microelectronics Reliability*, Vol. 40, No. 11, pp. 1937–1942, 2000.
- [9] M. Stanacevic, K. Murari, G. Cauwenberghs, and N. Thakor, "16-Channel Wide-range VLSI Potentiostat Array," *Proceedings of the IEEE International Workshop on Biomedical Circuits and Systems*, pp. 17–20, December 2004.
- [10] M. Stanacevic, K. Murari, A. Rege, G. Cauwenberghs, and N. V. Thakor, "VLSI Potentiostat Array With Oversampling Gain Modulation for Wide-Range Neurotransmitter Sensing," *IEEE Transactions on Biomedical Circuits and Systems*, Vol. 1, No. 1, pp. 63–72, March 2007.
- [11] F. Bedioui, S. Trevin, and J. Devynck, "The Use of Gold Electrodes in the Electrochemical Detection of Nitric Oxide in Aqueous Solution," *Journal of Electroanalytical Chemistry*, Vol. 377, No. 1-2, pp. 295–298, 1994.
- [12] E. Salman, M. H. Asgari, and M. Stanacevic, "Signal Integrity Analysis of a 2-D and 3-D Integrated Potentiostat for Neurotransmitter Sensing," *Proceedings of the IEEE Biomedical Circuits and Systems Conference*, pp. 17–20, November 2011.
- [13] P. Saguét, "The 3D Transmission-line Matrix Method: Theory and Comparison of the Processes," *International Journal of Numerical Modelling: Electronic Networks, Devices and Fields*, Vol. 2, No. 4, pp. 191–201, 1989.
- [14] J. Cho *et al.*, "Active Circuit to Through Silicon Via (TSV) Noise Coupling," *Proceedings of Electrical Performance of Electronic Packaging and Systems*, pp. 97–100, October 2009.
- [15] J. Cho *et al.*, "Modeling and Analysis of Through-Silicon Via (TSV) Noise Coupling and Suppression Using a Guard Ring," *IEEE Transactions on Components, Packaging and Manufacturing Technology*, Vol. 1, No. 2, pp. 220–233, February 2011.
- [16] B. Razavi, *Design of Analog CMOS Integrated Circuits*, McGraw-Hill, 2001.
- [17] A. Reibiger, "Generalizations of Blakesley's Source Shift Theorem," *Advances in Radio Science*, Vol. 7, pp. 67–71, 2009.