Shielding Methodologies in the Presence of Power/Ground Noise

Selçuk Köse, Emre Salman, Student Member, IEEE, and Eby G. Friedman, Fellow, IEEE

Abstract—Design guidelines for shielding in the presence of power/ground (P/G) noise are presented in this paper. The effect of P/G noise on crosstalk is analyzed for different line lengths, line widths, and interconnect driver resistances. Considering the P/G noise, a shield line can *degrade* rather than enhance signal integrity due to increased P/G noise coupling on the victim line. A 2π *RLC* interconnect model is used to investigate the effects of both coupling capacitance and mutual inductance on the crosstalk noise. Physical spacing and shield insertion are compared in terms of the coupling noise on the victim line for several technology nodes. Boundary conditions are also provided to determine the effective range of spacing and shield insertion in the presence of P/G noise. Additionally, the effects of technology scaling on P/G noise and shielding efficiency are discussed, and related design tradeoffs are addressed.

Index Terms—Coupling capacitance, crosstalk noise, crosstalk reduction techniques, dI/dt noise, interconnect, mutual inductance, power/ground (P/G) noise, shield insertion, spacing.

I. INTRODUCTION

I N DEEP submicrometer integrated circuits, crosstalk between adjacent interconnect lines has become a primary design issue. With aggressive technology scaling, the local interconnect has become more resistive and capacitive. The global interconnect has become more inductive. Capacitive and inductive coupling has therefore become a significant design issue in global interconnect [1]–[3].

Shielding is widely used in integrated circuits to mitigate crosstalk between coupled lines. Two types of shielding methods have been developed, passive shielding [1], [2], [4]–[8], and active shielding [9]–[11]. In passive shielding, the power/ground (P/G) lines are routed as shield lines between critical interconnect to minimize the noise coupled from an aggressor to a victim line. Alternatively, active shielding [9]–[11] uses dedicated shield lines with switching signals rather than

S. Köse and E. G. Friedman are with the Department of Electrical and Computer Engineering, University of Rochester, Rochester, NY 14627 USA (e-mail: kose@ece.rochester.edu; friedman@ece.rochester.edu).

E. Salman was with the University of Rochester, Rochester, NY 14627 USA. He is now with the Department of Electrical and Computer Engineering, Stony Brook University, Stony Brook, NY 11794 USA.

Digital Object Identifier 10.1109/TVLSI.2010.2054119

P/G lines. Although the performance of active shielding in reducing crosstalk noise voltage is superior to passive shielding, active shielding requires additional area and consumes more power.

P/G networks are routed as shield lines in passive shielding to mitigate coupling noise. These P/G shield lines themselves can, however, be noisy. This noise, typically neglected in existing shielding methodologies, is due to inductive dI/dt noise and resistive IR voltage drops. With increasing device densities, the P/G noise voltage can be more than 20% of the supply voltage [12]–[14]. Since the distance between the shield and victim lines is smaller than the distance between the aggressor and victim lines, the P/G noise on the shield line can produce more noise on the victim line than the crosstalk noise coupled from the aggressor to the victim. Hence, while a shield line reduces noise coupling from the aggressor interconnect, the shield line can also *increase* noise coupling due to P/G noise.

Although P/G noise has received significant attention in the design of robust power distribution networks [12]–[15], existing works do not consider the deleterious effects of P/G noise on *shielding methodologies* [1], [2], [4]–[7], [9]–[11], [16]. P/G lines routed as shield lines have typically been treated as *ideal* ground or supply voltage connections, which do not accurately model the effect of noise on the shield line. Recently, noise on the P/G lines is mentioned in [8] without describing the effect of this noise on the shield lines is considered in this paper to provide practical and more effective shielding methodologies.

An alternative method to reduce crosstalk is to increase the distance between the aggressor and victim lines without inserting a shield line. Tradeoffs between the two methods, shield insertion and physical spacing, are discussed in [4] and [5] without considering P/G noise on the shield lines. P/G noise, however, can significantly affect the decision criteria between shielding and spacing, as discussed throughout this paper. The primary objective of this paper is to investigate the effect of P/G noise on shield lines within a passive shielding methodology. Comparisons between physical spacing and shield insertion techniques are provided. Boundary conditions are also identified to determine the efficacy regions of spacing and shield insertion. Once P/G noise is considered, spacing alone can be more useful than shield insertion under specific conditions, as described in this paper. These results provide decision criteria in choosing between spacing or shielding in a noisy environment.

This paper is organized as follows. Background material is provided in Section II. In Section III, the effects of several technology and design parameters characterizing the interconnect and shield lines in terms of crosstalk noise on the victim line are investigated. Finally, this paper is concluded in Section V.

Manuscript received January 29, 2010; revised April 16, 2010; accepted June 05, 2010. Date of publication August 03, 2010; date of current version July 27, 2011. This work was supported in part by the National Science Foundation under Grant CCF-0541206, Grant CCF-0811317, and Grant CCF-09915, by grants from the New York State Office of Science, Technology and Academic Research to the Center for Advanced Technology in Electronic Imaging Systems, and by grants from Intel Corporation, Eastman Kodak Company, and Freescale Semiconductor Corporation.

II. BACKGROUND

Background material is provided in this section for evaluating the effect of P/G noise on passive shielding methodologies. Specifically, an overview of crosstalk reduction techniques is provided in Section II-A. An interconnect model and the design criterion used throughout this paper are introduced in Section II-B. The P/G noise model and the effect of this noise on crosstalk noise are described in Section II-C.

A. Crosstalk Noise Reduction Techniques

Several techniques can be used to mitigate the effects of crosstalk noise in high complexity integrated circuits [1]–[7], [9]–[11], [16]. A brief overview of these techniques is provided in this section.

Increasing the physical distance between the aggressor and victim lines can reduce the coupling capacitance and mutual inductance between adjacent lines. The reduction in crosstalk capacitance is approximately inversely proportional with the increase in spacing. The mutual inductance, however, is not significantly reduced with increasing distance since the mutual inductance is a long range phenomenon. To reduce the mutual inductance, additional return paths should be provided for the current to flow.

Inserting shield lines between the aggressor and victim lines reduces the capacitive and inductive coupling between adjacent blocks [1], [2], [4]–[7]. Shield insertion significantly reduces capacitive coupling between the aggressor and victim lines because capacitive coupling is a short range phenomenon and is significantly reduced in nonadjacent lines. Shield insertion moderately reduces the mutual inductance due to the current return path formed by the inserted shield line for both the aggressor and victim lines [7]. The difficulty in forcing the current return path complicates the inductive shielding process.

Active shielding is another shielding technique in which the shield line switches depending upon the switching pattern of the adjacent bus lines [9]–[11]. Capacitive (inductive) coupling is reduced with active shielding when the shield line is switched in the same (opposite) direction as the signal line [10]. The switching activity of the shield lines should therefore be tuned to the switching pattern which is different for RC dominated and LC dominated interconnect lines. The primary drawback of active shielding is increased power consumption and additional area of the logic circuitry controlling the active shield lines. Furthermore, process and environmental variations may unexpectedly affect the signal arrival times, degrading the efficiency of active shielding.

Sizing the buffer driving the aggressor and victim lines is another technique to reduce crosstalk noise, [6]. The effective conductance of the driver increases with larger drivers. For the victim line, a larger driver can be used to maintain the victim line at a constant voltage by increasing the driver conductance. For the aggressor line, using a smaller driver decreases the crosstalk noise since the signal transition is slower due to the increased RC time constant, decreasing the induced noise on the victim line [6]. Proper sizing of the driver on the aggressor and victim lines can therefore produce lower crosstalk noise. This technique is however subject to delay constraints since a smaller driver increases the gate delay. Wire sizing can also be used to modify the line resistance, coupling capacitance, line-to-substrate capacitance, and self-inductance [17].

Repeater insertion is used to reduce the length of the long interconnect to decrease the line resistance and the coupling capacitance and mutual inductance between lines [18]. Since the length of the switching portions of the adjacent lines decreases with additional inserted repeaters, the crosstalk noise on the victim line is reduced. The switching portions of the adjacent lines can be further reduced by interleaving repeaters [19]. Repeaters, however, consume power and area. Additionally, the jitter induced from each repeater can degrade the performance of certain sensitive signals such as the clock. The primary focus of this paper is to investigate passive shielding methodologies in the presence of P/G noise. Design guidelines are provided for choosing between spacing and shield insertion to enhance signal integrity under different conditions, as described in the following sections.

B. Coupled Interconnect Model and Decision Criterion

A typical interconnect model with a shield line inserted between the aggressor and victim lines is depicted in Fig. 1(a), [4], [5]. The noise on the shield line is modeled as a single voltage source at the near end. The interconnect model used for physical spacing is depicted in Fig. 1(b).

The objective is to compare the effect of inserting a shield line and physical spacing on the coupling noise at the far end of a victim line (sense node). The ratio K of the total coupling noise at the sense node when only a shield line is present, $V_{\text{sense_with_shielding}}$, to the total coupling noise when only physical spacing is used, $V_{\text{sense_with_spacing}}$, is the decision criterion used to determine the boundary conditions

$$K = \frac{V_{\text{sense_with_shielding}}}{V_{\text{sense_with_spacing}}}.$$
 (1)

If K < 1, inserting a shield line between the aggressor and victim lines is preferable because the crosstalk noise at the sense node is smaller with a shield than with additional spacing. Alternatively, if K > 1, increasing the spacing is a more effective technique. K = 1 is therefore treated as a design threshold. Spacing is more efficient above the threshold while shield insertion is more efficient below the threshold. Note that the area is maintained the same for both shield insertion and physical spacing to provide a fair comparison. The distance between the aggressor and victim lines is the same for both shield insertion and physical spacing, as depicted in Fig. 1. For instance, when the width of the shield line increases by Δw , the distance between the aggressor and victim lines increases by $\Delta w/2$ to maintain unaltered the distance between the shield line and the aggressor and victim lines. When comparing the effectiveness of shield insertion with physical spacing for a specific example, the distance between the aggressor and victim lines is increased by Δw to satisfy the same area constraints for both the shielding and spacing methods. Alternatively, when the distance between the aggressor and victim lines is increased using the spacing method, the distance between the shield line and the aggressor and victim lines is also increased with the shield insertion method to maintain the same area constraints.



Fig. 1. Global interconnect model for (a) shield line between an aggressor and victim line and (b) physical spacing between an aggressor and victim line. The aggressor and victim lines are modeled with a driver resistance at the near end and terminated with a load capacitance at the far end. P/G noise is modeled as a single voltage source at the near end of the shield line.



Fig. 2. $2\pi\ RLC$ interconnect model with coupling capacitances and mutual inductances.

To accurately investigate the effects of inductive and capacitive coupling, the 2π RLC interconnect model [4] shown in Fig. 2 is used. The aggressor and victim line parameters, R_s , R_s , C_s, C_c, C_l , and L_s , represent the interconnect driver resistance, line resistance, line-to-substrate capacitance, coupling capacitance, load capacitance, and self-inductance, respectively. Additional parameters, R_{sh} , L_{sh} , C_{ss} , L_m , and L_{m2} , represent the shield resistance, shield self-inductance, shield line-to-substrate capacitance, mutual inductance between the shield line and the aggressor and victim lines, and mutual inductance between the aggressor and victim lines, respectively. These circuit parameters have been extracted using the IBM Electromagnetic Field Solver Suite Tools (EIP) [20] for the 32-, 45-, and 65-nm technology nodes [21]-[24] for the parameters tabulated in Table I. The operating frequency is 1 Ghz with 100 ps rise and fall transition times. The supply voltage is 1, 0.95, and 0.9 V for the 65-, 45-, and 32-nm technology nodes, respectively.

C. Power/Ground Noise Model

P/G noise has become an important issue in the design of power distribution networks with technology scaling [12]–[14], [25], [26]. The effect of P/G noise on the uncertainty of the data signal delay, clock jitter, noise margin, and gate oxide reliability

 TABLE I

 INTERCONNECT PARAMETERS FOR 65- [21], 45- [23], AND 32-nm [24]

 TECHNOLOGY NODES

	W (µm)	S (µm)	T (μm)	$H(\mu m)$	ρ (10 ⁻⁸) Ωm
65 nm	0.45	0.45	1.2	0.2	2.2
45 nm	0.40	0.40	0.72	0.2	2.2
32 nm	0.30	0.30	0.504	0.2	2.2

has been well studied [26]. The effect of noise coupling from the power and ground lines used for shielding on the sensitive data and clock lines, however, has not received significant attention. In this section, the detrimental effects of P/G noise on the shield insertion method are discussed.

To exemplify these detrimental effects of P/G noise on shield insertion, a representative noisy ground network is considered, as illustrated in Fig. 3. The power and ground networks are modeled as an inductive-resistive (RL) mesh structure. The active devices are modeled as current sources and the corresponding current profile is modeled as a triangular waveform. Multiple ground connections and active devices are used to more accurately model the ground distribution network. 65-nm technology parameters are assumed.

Due to the resistive and inductive nature of the P/G distribution networks, IR and L dI/dt voltage drops degrade the signal integrity. The noise at a particular node strongly depends upon the distance among that node and the location of the ground connections and active devices. The maximum noise of the ground distribution network is maintained below 10% of the supply voltage (i.e., the maximum ground noise is less than 100 mV since, in this case, V_{DD} is 1 V). An arbitrary ground line is used as a shield. The crosstalk noise at the sense node is analyzed assuming a noisy and noise free shield line. The crosstalk noise is approximately five times larger when the shield line is noisy as compared to a noise free shield line, as illustrated in Fig. 4. Note that the detrimental effects of P/G noise are significant for a system even when the ground noise is less than 10% of the supply voltage. With continuous scaling of the supply voltage with each technology generation, the relative magnitude of the



Fig. 3. Ground distribution network used as shield lines to evaluate the effects of P/G noise on the crosstalk noise at the sense node for passive shielding. The ground distribution network consists of multiple ground connections and the current loads are modeled as active devices connected to the ground network.



Fig. 4. Crosstalk noise at the sense node with a noisy shield line and a noise free shield line. Note that the crosstalk noise increases dramatically when P/G noise is present on the shield line.

P/G noise to the supply voltage makes the victim lines increasingly sensitive to noise on the shield line.

III. EFFECTS OF TECHNOLOGY AND DESIGN PARAMETERS ON THE CROSSTALK NOISE VOLTAGE

Interconnect capacitance, inductance, and resistance increase with the length of the interconnect. The substrate and coupling capacitances increase and the self-inductance slightly decreases for wider interconnect. The coupling capacitance increases and the self-inductance slightly decreases for thicker interconnects. When the distance between adjacent interconnects increases, the coupling capacitance and mutual inductance decrease and the substrate capacitance increases. These trends are listed in Table II.

The effects of technology scaling on the crosstalk noise voltage and the shield insertion process are discussed in Section III-A. The effects of the interconnect line length and shield line width on the crosstalk noise are discussed in

TABLE II

EFFECT OF TECHNOLOGY AND DESIGN PARAMETERS ON THE RESISTANCE, CAPACITANCE, AND INDUCTANCE OF THE INTERCONNECT. DOUBLE ARROWS ILLUSTRATE A SIGNIFICANT CHANGE, SINGLE ARROWS ILLUSTRATE A MINOR CHANGE, AND \sim ILLUSTRATES NO CHANGE

	$L \Uparrow$	$W \Uparrow$	$S \uparrow$	$T \Uparrow$
R	↑	↓	\sim	₩
C_s	↑	↑	↑	Ť
C_c	↑	↑	⇒	↑
L_s	↑	⇒	2	⇒
L_m	↑	~	₩	~

Sections III-B and III-C, respectively. In Section III-D, the effects of the ratio of the interconnect line resistance R_{line} to the interconnect driver resistance R_s on the coupling noise voltage are explored. The effect of the ratio of the line-to-sub-strate capacitance C_s to the coupling capacitance C_c on the coupling noise is discussed in Section III-E. The effect of the interconnect self- and mutual inductance on crosstalk noise is reviewed in Section III-F.

A. Effect of Technology Scaling on the Crosstalk Noise Voltage

The interconnect line parameters change with each technology generation, as listed in Table I. In more advanced technologies, the interconnect is more resistive and the coupling between neighboring lines increases due to higher interconnect densities. A threefold challenge with technology scaling exists in terms of reducing crosstalk noise using shield insertion. First, the P/G network becomes more resistive due to interconnect scaling, increasing the IR voltage drop. The larger IR voltage drop increases the P/G noise on the shield line. Second, supply voltages scale with technology. P/G noise, however, does not scale significantly with technology, increasing the effects of P/G noise on circuit performance. Last, since the distance between adjacent interconnects also scales, the coupling capacitance and mutual inductance between the interconnect lines increase.



Fig. 5. Crosstalk noise at the sense node as the P/G noise is varied from 0% to 10% of the supply voltage for different driver resistances. Note that a noise floor exist for each driver resistance. This noise floor is due to the noise coupled from the aggressor line to the victim line when P/G noise is less than 7% of the supply voltage with a small driver (i.e., driver resistance is 400 Ω) and less than 2% with a large driver (i.e., driver resistance is 100 Ω).

The crosstalk noise voltage is analyzed for different driver resistances, as illustrated in Fig. 5. When the P/G noise on the shield line is below 2% to 7% of the supply voltage, a higher driver resistance is preferable to minimize the coupling noise at the sense node. When the P/G noise is greater than 2% to 7% of the supply voltage, a lower driver resistance is preferable to minimize the crosstalk noise. Alternatively, when the P/G noise is greater than 7% of the supply voltage, P/G noise is dominant whereas when the P/G noise is lower than 2% of the supply voltage, the dominant noise source is the noise coupled from the aggressor line.

The effect of the magnitude of the P/G noise on the crosstalk noise for different technology nodes is illustrated in Fig. 6. As expected, crosstalk noise is greater in more advanced technologies. Note that the noise floor when the P/G noise is below 3% of the supply voltage is due to the noise coupled from the aggressor.

B. Effect of Line Length on Crosstalk Noise

The length of the global interconnect typically increases with technology scaling, causing greater signal noise [16], [18], [27]. The global interconnect can be longer than 4 mm [16], [18], [27]. Repeater insertion minimizes the crosstalk noise and delay of the long interconnect. Inserting repeaters along the wide and thick global interconnects, however, can cause wire and via congestion as well as dissipate high power [18]. The wire resistance, substrate capacitance, self-inductance of a wire, coupling capacitance, and mutual inductance between neighboring wires increase with longer line length.

For the interconnect model shown in Fig. 2, the coupling noise voltage at the sense node is compared to shield insertion and physical spacing for different interconnect lengths and driver resistances. These results are illustrated in Fig. 7, where K = 1 is the threshold (the same noise at the sense node occurs for both physical spacing and shield insertion).

At the 65-nm technology node, the peak value of K occurs at an interconnect length of 1.4 mm. K monotonically increases



Fig. 6. Crosstalk noise at the sense node for several technology nodes when the P/G noise is varied from 0% to 10% of the supply voltage. The effect of P/G noise on the crosstalk noise increases with each technology generation. The noise floor is due to noise coupling from the aggressor to the victim. P/G noise is dominant when the P/G noise is greater than 3% of the supply voltage. Alternatively, noise coupled from the aggressor is dominant when the P/G noise is less than 3% of the supply voltage.



Fig. 7. Effect of interconnect length on crosstalk noise at the sense node for several driver sizes.

for interconnect lines shorter than 1.4 mm and monotonically decreases for interconnect lines longer than 1.4 mm. The crosstalk noise occurring at the sense node with physical spacing and shield insertion is shown in Fig. 8(a) and (b), respectively. The crosstalk noise at the sense node with physical spacing monotonically decreases with longer interconnect length. The crosstalk noise with shield insertion, however, exhibits a non-monotonic behavior since for a short interconnect line, the coupling capacitance and mutual inductance between adjacent lines dominate the line resistance. The crosstalk noise at the sense node, as shown in Fig. 8(b), begins to decrease once the distance between the near and far end of the interconnect line is longer than the length where the effect of the line resistance dominates the effect of the coupling capacitance and mutual inductance (i.e., 1.4 mm for a 65-nm technology). Also note in Fig. 8 that inserting a shield line mitigates the effect of the driver resistance on the crosstalk noise, as discussed in Section III-D. As a result, shield insertion is preferable for shorter lines and spacing is preferable for longer lines.

TABLE III

CRITICAL LINE LENGTH AND DRIVER RESISTANCE FOR SEVERAL ADVANCED TECHNOLOGY NODES. BELOW THE CRITICAL LINE LENGTH, SHIELD INSERTION IS PREFERABLE. PHYSICAL SPACING IS PREFERABLE FOR THOSE INTERCONNECT LINES LONGER THAN THE CRITICAL LINE LENGTH





Fig. 8. Crosstalk noise occurring at the sense node for (a) physical spacing and (b) shield insertion. Note that the behavior of the crosstalk noise with shield insertion is non-monotonic with increasing length.

The effect of interconnect length is considered for different technology nodes. The critical interconnect length is determined for different driver resistances, as tabulated in Table III. With each technology generation, the width and thickness of the interconnect scale with the minimum feature size. Since the line resistance increases with each technology generation, larger drivers (e.g., drivers with lower resistance) should be used to drive long victim lines. As listed in Table III, shield insertion is more effective when both the aggressor and victim lines are driven by a large driver.

C. Effect of Shield Line Width on Crosstalk Noise

The effect of the cross-sectional area of the shield line on the coupling noise is discussed in this subsection. As the lines become more narrow and thin, the line resistance increases and the self-inductance decreases, making the lines more resistive.



Fig. 9. Effect of shield line width on crosstalk noise for a 1 mm interconnect line. Note that signal integrity with shield insertion is degraded above the threshold line.

The coupling capacitance and mutual inductance between the shield line and the adjacent interconnect do not change significantly. To determine the effect of the cross-sectional area of the shield line on the crosstalk noise, the width of the shield line is evaluated for several driver resistances and interconnect lengths. A comparison of shield insertion and physical spacing is illustrated in Fig. 9 for a 1 mm long interconnect. Note that the distance between the aggressor and victim lines remains the same for both the physical spacing and shield insertion methods.

As the shield line width increases, shield insertion becomes less effective. Although increasing the width lowers the coupling from the aggressor to the sense node, P/G noise coupling to the sense node increases due to the lower resistance of the shield line and the higher mutual inductance. The P/G noise on the shield line propagates from the near end to the far end with less attenuation.

D. Effect of R_{line}/R_s on Crosstalk Noise

The driver resistance has a substantial effect on the behavior of global interconnects [28]–[30]. The driver resistance is less affected with technology scaling [31] because the oxide capacitance ($C_{\rm ox}$) increases and the overdrive voltage ($V_{gs} - V_{th}$) is lower with technology scaling. The line resistance, however, is a strong function of technology, increasing with each technology generation. The ratio of the line resistance to the driver resistance ($R_{\rm line}/R_s$) therefore increases with each technology generation.

The effect of R_{line}/R_s on the crosstalk noise voltage is shown in Fig. 10 for several interconnect line lengths (for the 65-nm technology node). As mentioned previously, with increasing driver resistance, physical spacing becomes more efficient than shield insertion since coupling from the shield line is greater than coupling from the aggressor. The shield line



Fig. 10. Effect of R_{line}/R_s on the crosstalk noise voltage. The length of the interconnect line is 0.5, 1, and 2 mm.

exhibits no driver resistance so the P/G noise propagates to the sense node through the shield line whereas the aggressor noise voltage is attenuated by the large driver resistance at the near end of the aggressor line. Alternatively, when the driver resistance is small, coupling from the aggressor dominates the P/G noise, making shield insertion preferable. Another observation is that the length of the interconnect significantly affects the speed, power, and area characteristics when choosing between spacing and shielding methodologies in a noisy environment. Spacing is preferable when the interconnect is longer whereas shielding is preferable for shorter interconnect lines, as shown in Fig. 10. Additionally, the $R_{\rm line}/R_s$ ratio increases in more advanced technologies. The crosstalk noise voltage is therefore more sensitive to P/G noise on the shield line. Either the driver resistance or the line width should be reduced in more advanced technologies.

E. Effect of the Ratio of Substrate Capacitance to Coupling Capacitance on Crosstalk Noise

The coupling capacitance between adjacent interconnect strongly depends upon the switching activity of the wires [32]. When the signals driving the adjacent lines switch in the same direction, the coupling capacitance is the same as the coupling capacitance between two adjacent quiet lines. When the signals driving the adjacent lines switch in the opposite direction, the coupling capacitance between the adjacent lines is two times the capacitance when only one of the adjacent lines is switching [32], [33].

The effect of the ratio of the line-to-substrate capacitance to the coupling capacitance has been evaluated for active and passive shielding structures [11], but without considering P/G noise on the shield lines. The effect of this ratio on the crosstalk noise at the sense node for different driver resistances is depicted in Figs. 11 and 12 for interconnect line lengths of 0.5 and 1 mm, respectively. When the coupling capacitance is greater than the line-to-substrate capacitance, shield insertion is more effective than additional spacing. As the line-to-substrate capacitance becomes greater than the coupling capacitance, physical spacing becomes more efficient than shield insertion. For example, when R_s is equal to 300 Ω , spacing is preferred when C_s/C_c is greater than 2.3 for a 0.5 mm long line whereas for a 1 mm long line,



Fig. 11. Ratio of substrate capacitance to coupling capacitance versus normalized crosstalk noise when a P/G line is routed as a shield line. The interconnect length is 0.5 mm.



Fig. 12. Ratio of substrate capacitance to coupling capacitance versus normalized crosstalk noise when a P/G line is routed as a shield line. The interconnect length is 1 mm.

spacing is preferred when C_s/C_c is greater than 0.9. The C_s/C_c ratio decreases with technology scaling, making shield insertion more effective than spacing in reducing the crosstalk noise.

F. Effect of Self- and Mutual Inductance on Crosstalk Noise

The self- and mutual interconnect inductance strongly depend on the technology and design parameters, as tabulated in Table II. The effect of changes in the width, thickness, and spacing between the interconnects differs significantly for selfand mutual inductance. The self-inductance is constant for a range of mutual inductance between $0.5L_s$ to $1.2L_s$ for different driver resistances. When the ratio of L_m/L_s increases, spacing is more effective in reducing the crosstalk noise, as depicted in Fig. 13. The crosstalk noise voltage generated at the sense node increases for both physical spacing and shield insertion when the L_m/L_s ratio increases. The increase in crosstalk noise voltage with shield insertion is however relatively high as compared to the increase in the crosstalk noise voltage with physical spacing. The reason is that the noise coupled from the shield line is physically closer to the victim line than the noise coupled from the aggressor line. The relative effect of the change in the mutual inductance is therefore higher in shield insertion



Fig. 13. Ratio of self-inductance to mutual inductance versus normalized crosstalk noise when a P/G line is routed as a shield line. The interconnect length is 1 mm.

than physical spacing. This result is in good agreement with the results described in Section III-C.

G. Effect of Distance Between Aggressor and Victim Lines on Crosstalk Noise

The crosstalk noise at the sense node is inversely proportional to the distance between the aggressor and victim lines since the coupling capacitance and mutual inductance decreases with increasing separation between lines. In this section, the effectiveness of shield insertion in a noisy environment is discussed. L_m decreases with greater separation between adjacent wires, lowering the L_m/L_s ratio. Alternatively, the C_s/C_c ratio increases with higher separation. Shield insertion is more efficient with a smaller L_m/L_s ratio. Conversely, additional spacing is preferable with a higher C_s/C_c ratio. The ratio $V_{\text{sense_with_shielding}}/V_{\text{sense_with_spacing}}$, denoted as K, therefore does not change significantly with increasing separation between the aggressor and victim lines. The distance between the aggressor and victim lines is varied from 0.8 to 2 μ m, where the ratio of the crosstalk noise generated at the sense node with both shield insertion and spacing is shown in Fig. 14. Note that when comparing the effectiveness of shield insertion to physical spacing, the separation between the aggressor and victim lines is the same for both techniques.

IV. SUMMARY: SHIELD INSERTION OR PHYSICAL SPACING IN A NOISY ENVIRONMENT

The decision criterion to choose between shield insertion and physical spacing in a noisy environment is summarized in this section. Shield insertion and physical spacing between adjacent interconnect are evaluated for several interconnect lengths and shield widths. Shield insertion is shown to be more efficient for shorter and narrower lines while additional space is preferable for longer and thicker lines. The effect of the driver resistance of the victim and aggressor lines on the crosstalk noise has also been investigated. Shielding is preferable for smaller driver resistance and physical spacing is preferable for higher driver resistance. The ratio of the substrate capacitance to the coupling capacitance is explored in terms of mitigating coupling noise. Shield insertion is preferable for those lines with higher cou-



Fig. 14. Normalized crosstalk noise when a P/G line is routed as a shield line where the distance between the aggressor and victim line is varied from 0.8 to 2 μ m. The interconnect length is 1 mm.

 $\label{eq:constraint} \begin{array}{c} \mbox{TABLE IV} \\ \mbox{Decision Criterion for the Critical Interconnect Length (Width),} \\ R_s = 300 \; \Omega. \mbox{ Shield Insertion is Preferable When the Interconnect Length (Width) is Smaller Than the Critical Length (Width).} \\ \mbox{Spacing is Preferable When the Interconnect Length (Width) is Greater Than the Critical Length (Width) } \end{array}$

	Technology node	Shielding	Critical dimension	Spacing
Length ^a	65 nm	\checkmark <	1 mm	$<$ \checkmark
	45 nm	\checkmark <	0.9 mm	$<$ \checkmark
	32 nm	\checkmark <	0.2 mm	$<$ \checkmark
Width ^b	65 nm	\checkmark <	$0.7 \ \mu m$	$<$ \checkmark
	45 nm	\checkmark <	0.9 µm	$< \checkmark$
	32 nm	✓ <	1.2 μm	$<$ \checkmark

^{*a*}Width is maintained at 1 μ m

^bLength is maintained at 1 mm

pling capacitance than the line-to-substrate capacitance. Furthermore, when the mutual inductance between adjacent lines becomes higher than the self-inductance of the line, physical spacing becomes more efficient as compared to shield insertion in a noisy environment. A summary of the decision criteria is listed in Table IV for different technology nodes.

A practical design example is analyzed that exemplifies the importance of P/G noise on the shield line when choosing between shield insertion and spacing. The circuit is shown in Fig. 3. Four different scenarios is considered: 1) a noise-free shield line; 2) a shield line with 40 mV peak noise; 3) a shield line with 100 mV peak noise; and 4) no shield line (physical spacing). The distance between the aggressor and victim lines is the same for shield insertion and physical spacing. The results are illustrated in Figs. 15 and 16 for 0.5 and 1 mm interconnect lengths, respectively. For both cases, the crosstalk noise is greatest with a shield line with 100 mV P/G noise. The decision criteria, however, change when the P/G noise is 40 mV. For a 0.5 mm line length, the maximum noise with a shield line is greater than the noise without a shield line. The maximum noise with a 1 mm line is however greater without a shield line as compared to a shield line with 40 mV P/G noise. Additionally, when no P/G noise is present on the shield line, shield insertion is the preferred design method to mitigate crosstalk noise.

Two of the most important parameters to consider when choosing between shield insertion and physical spacing is the



Fig. 15. Crosstalk noise at the sense node with an inserted shield line with different noise profiles (noise free, 40, and 100 mV P/G noise on the shield line) and without a shield line (physical spacing). The interconnect length is 0.5 mm.



Fig. 16. Crosstalk noise at the sense node with an inserted shield line with different noise profiles (noise free, 40, and 100 mV P/G noise on the shield line) and without a shield line (physical spacing). The interconnect length is 1 mm.

interconnect line length and the size of the transistors driving the aggressor and victim lines. For short interconnect lines, shield insertion is preferable while physical spacing is preferred for longer lines. This decision, however, also strongly depends upon the output resistance of the driver transistors and the width of the interconnect lines, as explained in Section III. When R_s becomes smaller (i.e., a stronger driver strength), shield insertion is more efficient in reducing crosstalk noise.

V. CONCLUSION

Shielding methodologies in the presence of P/G noise are introduced in this paper. With technology scaling, P/G noise has become a significant design issue. The P/G network has become more resistive, increasing the noise within the P/G distribution network. Additionally, with supply voltage scaling, the noise of the P/G network is more significant. P/G noise is the dominant source of crosstalk noise when the noise is greater than 7% of the supply voltage. Coupling from the aggressor to the victim is the dominant noise source when the P/G noise is less than 2% of the supply voltage. The P/G noise on the shield line reduces the efficiency of shielding because this noise also couples to the victim lines. The effect of technology scaling on shield insertion in a noisy environment has also been investigated.

Appendix Closed Form Expressions For Interconnect Resistance, Capacitance, and Inductance

Closed-form expressions for the resistance, capacitance, and inductance of a line are summarized in this section to provide additional background on the effect of technology and certain design parameters on the interconnect impedance. The interconnect line resistance is

$$R = \frac{\rho L}{WT} \tag{2}$$

where ρ , L, W, and T are the resistivity, length, width, and thickness of the interconnect, respectively. The line-to-substrate capacitance and coupling capacitance, respectively, are [34]

$$\frac{C_s}{\varepsilon_{\text{ox}}} = \frac{W}{h} + 2.2217 \left(\frac{s}{s+0.7h}\right)^{3.193} + 1.171 \left(\frac{s}{s+1.51h}\right)^{0.7642} \times \left(\frac{T}{T+4.532h}\right)^{0.1204}, \quad (3)$$
and

$$\frac{C_c}{\varepsilon_{\text{ox}}} = 1.144 \frac{T}{s} \left(\frac{h}{h+2.059s}\right)^{0.0944} \\
+ 0.7428 \left(\frac{W}{W+1.592s}\right)^{1.144} \\
+ 1.158 \left(\frac{W}{W+1.874s}\right)^{0.1612} \\
\times \left(\frac{h}{h+0.9801s}\right)^{1.179}$$
(4)

where ε_{ox} , *h*, and *s* are the oxide permittivity, distance from the interconnect to the substrate, and spacing between adjacent interconnects, respectively. Closed form expressions for the selfand mutual inductance of a line, respectively, are [35], [36]

$$L_s = \frac{\mu_0 \cdot L}{2\pi} \left[\ln\left(\frac{2L}{W+T}\right) + \frac{1}{2} + \frac{0.22(W+T)}{L} \right]$$
(5)

and

$$L_m = \frac{\mu_0 \cdot L}{2\pi} \left[\ln\left(\frac{2L}{d}\right) - 1 + \frac{d}{L} \right] \tag{6}$$

where μ_0 and d are, respectively, the magnetic permeability of free space and the center-to-center distance between two adjacent interconnects.

REFERENCES

- J. Zhang and E. G. Friedman, "Crosstalk modeling for coupled RLC interconnects with application to shield insertion," *IEEE Trans. Very Large Scale Integr. (VLSI) Circuits*, vol. 14, no. 6, pp. 641–646, Jun. 2006.
- [2] A. Vittal and M. Sadowska, "Crosstalk reduction for VLSI," *IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst.*, vol. 16, no. 3, pp. 290–298, Mar. 1997.
- [3] I. Catt, "Crosstalk (noise) in digital systems," *IEEE Trans. Electron. Comput.*, vol. 16, no. 6, pp. 743–763, Dec. 1967.
- [4] J. Zhang and E. G. Friedman, "Effects of shield insertion on reducing crosstalk noise between coupled interconnects," in *Proc. IEEE Int. Symp. Circuits Syst.*, May 2004, vol. 2, pp. 529–532.

- [5] R. Arunachalam, E. Acar, and S. R. Nassif, "Optimal shielding/spacing metrics for low power design," in *Proc. IEEE Comput. Soc. Annu. Symp. VLSI*, Feb. 2003, pp. 167–172.
- [6] M. R. Becer, D. Blaauw, V. Zolotov, R. Panda, and I. N. Hajj, "Analysis of noise avoidance techniques in DSM interconnects using a complete crosstalk noise model," in *Proc. IEEE Des., Autom., Test Conf. Euro.*, Mar. 2002, pp. 456–463.
- [7] J. Zhang and E. G. Friedman, "Mutual inductance modeling for multiple RLC interconnects with application to shield insertion," in *Proc. IEEE Int. SOC Conf.*, Sep. 2004, pp. 344–347.
- [8] A. Roy, J. Xu, and M. H. Chowdhury, "Analysis of the impacts of signal slew and skew on the behavior of coupled RLC interconnects for different switching patterns," *IEEE Trans. Very Large Scale Integr. (VLSI) Circuits*, vol. 18, no. 2, pp. 338–342, Feb. 2010.
- [9] H. Kaul, D. Sylvester, and D. Blaauw, "Active shields: A new approach to shielding global wires," in *Proc. ACM Great Lakes Symp. VLSI*, Apr. 2002, pp. 112–117.
- [10] H. Kaul, D. Sylvester, and D. Blaauw, "Active shielding of RLC global interconnect," in *Proc. ACM/IEEE Int. Workshop Timing Issues Specification Synth. Digit. Syst.*, Dec. 2002, pp. 98–104.
- [11] M. Ghoneima and Y. Ismail, "Formal derivation of optimal active shielding for low-power on-chip buses," *IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst.*, vol. 5, no. 5, pp. 821–836, May 2006.
- [12] A. Kabbani and A. J. Al-Khalili, "Estimation of ground bounce effects on CMOS circuits," *IEEE Trans. Components Packag. Technol.*, vol. 22, no. 2, pp. 316–325, Jun. 1999.
- [13] P. Heydari and M. Pedram, "Ground bounce in digital VLSI circuits," *IEEE Trans. Very Large Scale Integr. (VLSI) Circuits*, vol. 11, no. 2, pp. 180–193, Apr. 2003.
- [14] P. Larsson, "di/dt noise in CMOS integrated circuits," *Analog Integr. Circuits Signal Process.*, vol. 14, no. 2, pp. 113–129, Sep. 1997.
- [15] E. Salman, E. G. Friedman, R. M. Secareanu, and O. L. Martin, "Worst case power/ground noise estimation using an equivalent transition time for resonance," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 56, no. 5, pp. 997–1004, May 2009.
- [16] X. Huang, Y. Cao, D. Sylvester, S. Lin, T.-J. King, and C. Hu, "RLC signal integrity analysis of high-speed global interconnects," in *Proc. IEEE Int. Electron Devices Meet.*, Dec. 2000, pp. 731–734.
- [17] J. Cong, L. He, C.-K. Koh, and Z. Pan, "Interconnect sizing and spacing with consideration of coupling capacitance," *IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst.*, vol. 20, no. 9, pp. 1164–1169, Sep. 2001.
- [18] V. Adler and E. G. Friedman, "Repeater design to reduce delay and power in resistive interconnect," *IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process.*, vol. 45, no. 5, pp. 607–616, May 1998.
- [19] M. Ghoneima and Y. Ismail, "Optimum positioning of interleaved repeaters in bidirectional buses," *IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst.*, vol. 24, no. 3, pp. 461–469, Mar. 2005.
- [20] Alphaworks Group, Yorktown Heights, NY, "IBM electromagnetic field solver suite tools," [Online]. Available: http://www.alphaworks.ibm.com/tech/eip
- [21] NIMO Group, Arizona State Univ., Tempe, "Predictive technology model (PTM)," 2005. [Online]. Available: http://www.eas.asu.edu/ ~ptm
- [22] P. Bai, C. Auth, S. Balakrishnan, M. Bost, R. Brain, V. Chikarmane, R. Heussner, M. Hussein, J. Hwang, D. Ingerly, R. James, I. Jeong, C. Kenyan, E. Lee, S.-H. Lee, N. Lindert, M. Liu, Z. Ma, T. Marieb', A. Murthy, R. Nagisetty, S. Natarajan, J. Neirynck, A. Ott, C. Parker, J. Sebastian, R. Shaheed, S. Sivakumar, J. Steigenvald, S. Tyagi, C. Weber, B. Woolely, A. Yeoh, K. Zhang, and M. Bohr, "A 65 nm logic technology featuring 35 nm gate lengths, enhanced channel strain, 8 Cu interconnect layers, low-k ILD and 0.57 µm² SRAM cell," in *Proc. IEEE Int. Electron Devices Meet.*, Dec. 2004, pp. 57–60.
- [23] K. Mistry, C. Allen, C. Auth, B. Beattie, D. Bergstrom, M. Bost, M. Brazier, M. Buehler, A. Cappellani, R. Chau, C.-H. Choi, G. Ding, K. Fischer, T. Ghani, R. Grover, W. Han, D. Hanken, M. Hattendorf, J. He, J. Hicks, R. Huessner, D. Ingerly, P. Jain, R. James, L. Jong, S. Joshi, C. Kenyon, K. Kuhn, K. Lee, H. Liu, J. Maiz, B. McIntyre, P. Moon, J. Neirynck, S. Pae, C. Parker, D. Parsons, C. Prasad, L. Pipes, M. Prince, P. Ranade, T. Reynolds, J. Sandford, L. Shifren, J. Sebastian, J. Seiple, D. Simon, S. Sivakumar, P. Smith, C. Thomas, T. Troeger, P. Vandervoorn, S. Williams, and K. Zawadzki, "A 45 nm logic technology with high-k + metal gate transistors, strained silicon, 9 Cu interconnect layers, 193 nm dry patterning, and 100% Pb-free packaging," in *Proc. IEEE Int. Electron Devices Meet.*, Dec. 2007, pp. 247–250.

- [24] S. Natarajan, M. Armstrong, M. Bost, R. Brain, M. Brazier, C.-H. Chang, V. Chikarmane, M. Childs, H. Deshpande, K. Dev, G. Ding, T. Ghani, O. Golonzka, W. Han, J. He, R. Heussner, R. James, I. Jin, C. Kenyon, S. Klopcic, S.-H. Lee, M. Liu, S. Lodha, B. McFadden, A. Murthy, L. Neiberg, J. Neirynck, P. Packan, S. Pae, C. Parker, C. Pelto, L. Pipes, J. Sebastian, J. Seiple, B. Sell, S. Sivakumar, B. Song, K. Tone, T. Troeger, C. Weber, M. Yang, A. Yeoh, and K. Zhang, "A 32 nm logic technology featuring 2nd- generation high-k + metal-gate transistors, enhanced channel strain and 0.171 μm² SRAM cell size in a 291 Mb array," in *Proc. IEEE Int. Electron Devices Meet.*, Dec. 2008, pp. 1–3.
- [25] K. T. Tang and E. G. Friedman, "Simultaneous switching noise in onchip CMOS power distribution networks," *IEEE Trans. Very Large Scale Integr. (VLSI) Circuits*, vol. 10, no. 4, pp. 487–493, Aug. 2002.
- [26] M. Popovich, A. V. Mezhiba, and E. G. Friedman, Power Distribution Networks With On-Chip Decoupling Capacitors. New York: Springer-Verlag, 2008.
- [27] Semiconductor Industry Association, CA, "The International Technology Roadmap for Semiconductors," 2007.
- [28] M. R. Becer, D. Blaauw, I. Algor, R. Panda, C. Oh, V. Zolotov, and I. N. Hajj, "Postroute gate sizing for crosstalk noise reduction," *IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst.*, vol. 23, no. 12, pp. 1670–1677, Dec. 2004.
- [29] R. Weerasekera, L. R. Zheng, D. Pamunuwa, and H. Tenhunen, "Crosstalk immune interconnect driver design," in *Proc. IEEE Int.* SOC Conf., Nov. 2004, pp. 139–142.
- [30] N. Hanchate and N. Ranganathan, "Simultaneous interconnect delay and crosstalk noise optimization through gate sizing using game theory," *IEEE Trans. Comput.*, vol. 55, no. 8, pp. 1011–1023, Aug. 2006.
- [31] H. B. Bakoglu, Circuit, Interconnections and Packaging for VLSI. Boston, MA: Addison Wesley, 1990.
- [32] T. Sakurai, "Closed-form expressions for interconnection delay, coupling, and crosstalk in VLSI's," *IEEE Trans. Electron Devices*, vol. 40, no. 1, pp. 118–124, Jan. 1993.
- [33] K. T. Tang and E. G. Friedman, "Delay and noise estimation of CMOS logic gates driving coupled resistive-capacitive interconnections," VLSI J. Integr., vol. 29, no. 2, pp. 131–165, Sep. 2000.
- [34] S. C. Wong, G. Y. Lee, and D.-J. Ma, "Modeling of interconnect capacitance, delay, and crosstalk in VLSI," *IEEE Trans. Semicond. Manuf.*, vol. 13, no. 1, pp. 108–111, Feb. 2000.
- [35] A. Ruehli, "Inductance calculations in a complex integrated circuit environment," *IBM J. Res. Developm.*, vol. 16, no. 5, pp. 470–481, Sep. 1972.
- [36] G. Zhong and C. K. Koh, "Exact closed form formula for partial mutual inductance of on-chip interconnects," in *Proc. IEEE Int. Conf. Comput. Des.*, Sep. 2002, pp. 428–433.



Selçuk Köse received the B.S. degree in electrical and electronics engineering from Bilkent University, Ankara, Turkey, in 2006, and the M.S. degree in electrical and computer engineering from the University of Rochester, Rochester, NY, in 2008, where he is currently pursuing the Ph.D. degree in electrical engineering.

He worked as a part-time Engineer with the VLSI Design Center, Scientific and Technological Research Council, Ankara, Turkey, on low power ICs in 2006. During the Summers of 2007 and 2008,

he was with the Central Technology and Special Circuits Team in the enterprise microprocessor division of Intel Corporation, Santa Clara, CA, where he was responsible for the functional verification of a number of blocks in the clock network including the de-skew machine and optimization of the reference clock distribution network. In Summer 2010, he interned in the RF, Analog, and Sensor Group, Freescale Semiconductor, Tempe, AZ, where he developed design techniques and methodologies to reduce electromagnetic emissions. His current research interests include the analysis and design of high performance integrated circuits, monolithic DC-DC converters, and interconnect related

issues with specific emphasis on the design and analysis of power and clock distribution networks.



Emre Salman (S'02) received the B.S. degree in microelectronics engineering from Sabanci University, Istanbul, Turkey, in 2004, and the M.S. and Ph.D. degrees in electrical engineering from the University of Rochester, Rochester, NY, in 2006 and 2009, respectively.

He is currently an Assistant Professor with the Department of Electrical and Computer Engineering, Stony Brook University, Stony Brook, NY. Between October 2003 and May 2004, he was with STMicroelectronics, Istanbul, Turkey, where he contributed

to the design and verification of an ultra low power clock and data recovery circuit for a multichannel fiber-optic transceiver. In the Summer of 2005, he was with Synopsys Inc., Mountain View, CA, where he worked on pessimism reduction in static timing analysis (STA) and cell library characterization. During the Summers of 2006 and 2007, he was with Freescale Semiconductor Corporation, Tempe, AZ, working on circuit- and physical-level signal isolation methodologies with application to monolithic transceivers in CMOS and BiCMOS technologies. His research interests include analysis, modeling, and design methodologies for high-performance digital and mixed-signal heterogeneous integrated circuits; physical design techniques to enhance performance, robustness, and reliability; and emerging integrated circuit technologies.

Prof. Salman serves on the technical program committee of the ACM/SIGDA Great Lakes Symposium on VLSI (GLSVLSI).



Eby G. Friedman (S'78–M'79–SM'90–F'00) received the B.S. degree from Lafayette College, Easton, PA, in 1979, and the M.S. and Ph.D. degrees from the University of California, Irvine, in 1981 and 1989, respectively, all in electrical engineering.

From 1979 to 1991, he was with Hughes Aircraft Company, rising to the position of manager of the Signal Processing Design and Test Department, responsible for the design and test of high performance digital and analog IC's. He has been with the Department of Electrical and Computer Engineering, Uni-

versity of Rochester, Rochester, NY, since 1991, where he is currently a Distinguished Professor, and the Director of the High Performance VLSI/IC Design and Analysis Laboratory. He is also a Visiting Professor with the Technion—Israel Institute of Technology, Haifa, Israel. His current research and teaching interests include high performance synchronous digital and mixed-signal microelectronic design and analysis with application to high speed portable processors and low power wireless communications. He is the author of about 400 papers and book chapters, numerous patents, and the author or editor of 13 books in the fields of high speed and low power CMOS design techniques, high speed interconnect, and the theory and application of synchronous clock and power distribution networks.

Dr. Friedman is the Regional Editor of the Journal of Circuits, Systems, and Computers, a Member of the editorial boards of the Analog Integrated Circuits and Signal Processing, Microelectronics Journal, Journal of Low Power Electronics, and Journal of Signal Processing Systems, Chair of the IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS steering committee, and a Member of the technical program committee of a number of conferences. He previously was the Editor-in-Chief of the IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, a Member of the editorial board of the Proceedings of the IEEE and IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, a Member of the editorial board of the Proceedings of the IEEE and IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: ANALOG AND DIGITAL SIGNAL PROCESSING, a Member of the Circuits and Systems (CAS) Society Board of Governors, Program, and Technical chair of several IEEE conferences. He was a recipient of the University of Rochester Graduate Teaching Award and a College of Engineering Teaching Excellence Award. He is a Senior Fulbright Fellow.